

DOCKET NO. 1999.06.003.WS0  
U.S. SERIAL NO. 09/197,993  
PATENT

**IN THE CLAIMS**

The current claims follow. For claims not marked as amended in this response, any difference in the claims below and the previous state of the claims is unintentional and in the nature of a typographical error.

1-25. Cancelled.

26. (Currently Amended) A method for detecting corruption associated with a stack in a storage device, the stack encompassing a range of memory of a fixed size, the method comprising the steps of:

storing a first predetermined value in a first address location immediately preceding the range of memory starting location of the stack;

detecting the occurrence of a stack operation within the stack; and

comparing the value in the first address location to the first predetermined value to determine if the stack operation corrupted the first predetermined value stored in the first address location.

27. (Previously Presented) The method as set forth in Claim 26, wherein the first predetermined value comprises a known bit pattern.

DOCKET NO. 1999.06.003.WS0  
U.S. SERIAL NO. 09/197,993  
PATENT

28. (Previously Presented) The method as set forth in Claim 26, wherein the first predetermined value comprises a processor readable address.
29. (Previously Presented) The method as set forth in Claim 26, wherein the first predetermined value comprises a processor readable instruction.
30. (Previously Presented) The method as set forth in Claim 26, wherein the stack operation inserts data in the stack.
31. (Previously Presented) The method as set forth in Claim 26, wherein the stack operation removes data from the stack.
32. (Currently Amended) The method as set forth in Claim 26, further comprising the step of storing a second predetermined value in a second address location immediately following the range of memory ending location of the stack.
33. (Previously Presented) The method as set forth in Claim 32, wherein the second predetermined value comprises a known bit pattern.

DOCKET NO. 1999.06.003.WS0  
U.S. SERIAL NO. 09/197,993  
PATENT

34. (Previously Presented) The method as set forth in Claim 32, wherein the second predetermined value comprises a processor readable address.

35. (Previously Presented) The method as set forth in Claim 32, wherein the second predetermined value comprises a processor readable instruction.

36. (Previously Presented) The method as set forth in Claim 32, wherein the stack operation inserts data in the stack.

37. (Previously Presented) The method as set forth in Claim 32, wherein the stack operation removes data from the stack.

38. (Currently Amended) A system for detecting corruption associated with a stack, the system comprising:

a processor; and

a storage medium comprising a stack, the stack encompassing a range of memory of a fixed size beginning at a starting location and ending at an ending location, wherein the processor is operable to store a first predetermined value in a first address location immediately preceding the range of memory starting location of the stack, detect the occurrence of a stack operation within the stack; and compare the value in the first address location to the first predetermined

DOCKET NO. 1999.06.003.WS0  
U.S. SERIAL NO. 09/197,993  
PATENT

value to determine if the stack operation corrupted the first predetermined value stored in the first address location.

39. (Previously Presented) The system as set forth in Claim 38, wherein the first predetermined value comprises a known bit pattern.

40. (Previously Presented) The system as set forth in Claim 38, wherein the first predetermined value comprises a processor readable address.

41. (Previously Presented) The system as set forth in Claim 38, wherein the first predetermined value comprises a processor readable instruction.

42. (Previously Presented) The system as set forth in Claim 38, wherein the stack operation inserts data in the stack.

43. (Previously Presented) The system as set forth in Claim 38, wherein the stack operation removes data from the stack.

DOCKET NO. 1999.06.003.WS0

U.S. SERIAL NO. 09/197,993

PATENT

44. (Currently Amended) The system as set forth in Claim 38, wherein the processor is further operable to store a second predetermined value in a second address location immediately following the range of memory ~~ending location of the stack~~.

45. (Previously Presented) The system as set forth in Claim 44, wherein the second predetermined value comprises a known bit pattern.

46. (Previously Presented) The system as set forth in Claim 44, wherein the second predetermined value comprises a processor readable address.

47. (Previously Presented) The system as set forth in Claim 44, wherein the second predetermined value comprises a processor readable instruction.

48. (Previously Presented) The system as set forth in Claim 44, wherein the stack operation inserts data in the stack.

49. (Previously Presented) The system as set forth in Claim 44, wherein the stack operation removes data from the stack.